Jul. 1, 1980 [45]

Wozniak

[54] CONTROLLER FOR MAGNETIC DISC, RECORDER, OR THE LIKE

Stepher, G. Wozniak, San Jose, Calif. [75] Inventor:

Apple Computer, Inc., Cupertino, Assignee: [73]

Calif.

[21] Appl. No.: 904,420

May 10, 1978 [22] Filed:

[51] Int. Cl.² G06F 13/08; G06F 3/06

[58] Field of Search ... 364/200 MS File, 900 MS File, 364/200, 900; 360/69, 71, 78, 135

Reserences Cited [56]

U.S. PATENT DOCUMENTS

3,668,647 3,909,800 3,987,419 3,990,055 4,080,651	9/1975 10/1976 11/1976	Evangelista	364/200 364/200 364/200
---	------------------------------	-------------	-------------------------------


4,096,579 4,100,601 4,148,098	- 41070	Black et al	304/200
-------------------------------------	---------	-------------	---------


Primary Examiner-Mark E. Nusbaum Attorney, Agent, or Firm-Blakely, Sokoloff, Taylor & Zaiman


ABSTRACT [57]

A controller for interfacing between a digital computer and a magnetic disc recorder, such as a "floppy" disc, or other recorder or memory is disclosed. The controller, which permits accessing of the disc with minimum control by the computer, is realized with relatively few components and is particularly suited for interfacing between a microcomputer and a "minifloppy". Track selection with a computed velocity profile is employed. Synchronization with a soft sectored disc is achieved without additional hardware.


14 Claims, 6 Drawing Figures








тто





CONTROLLER FOR MAGNETIC DISC, RECORDER, OR THE LIKE

BACKGROUND OF THE INVENTION

i. Field of the Invention

The invention relates to the field of controllers, particularly controllers for interfacing between a digital computer and a magnetic recorder such as a floppy disc or other memories.

2. Prior Art

Numerous controllers are commercially available for interfacing between digital computers and magnetic disc recorders such as the commonly employed floppy disc recorders. These discs include a plurality of end- 15 less, concentric tracks used for storing digital data. The controller typically accepts data in parallel form from the computer and provides the datz in serial form to the recorder. Serialized data from the recorder is converted to parallel form for the computer. Controllers perform 20 other functions such as track selection and synchroniza-

Commercially available controllers, particularly those for floppy disc recorders, are generally complex and expensive. Because of their cost, they do not lend 25 themselves to the consumer field (e.g., hobby and home uses) or small business use. As will be seen, with the present invention a relatively simple, inexpensive controller is described which is suitable for consumer and small business applications. However, the principles 30 employed in the described controller are applicable to larger, more elaborate systems.

Ofter disc controllers provide track selection signals to the recorder. These signals control a stepping motor which drives the read-write head to the desired track. If 35 the motor is stepped from track-to-track, considerable time is lost in selecting non-adjacent tracks. In the prior art, complex means are used to allow the stepping motor to accelerate and decelerate to and from higher speeds when selecting tracks which are separated from 40 one another by some distance. With the present invention, a computed velocity profile is easily implemented, thus allowing rapid selection of non-adjacent tracks.

When a track is selected, synchronization between the controller/computer and the data recorded on the 45 track is necessary. In some cases, permanent markers, such as holes, are included with each track to provide a fixed reference point. In "soft-sectored" discs, permanent markers are not used. These discs provide wider flexibility since the user is able to format the disc to a 50 tion in unnecessary detail. particular application. Somewhat intricate hardware is used to provide synchronization with these soft-sectored discs. A method is described in this application which provides rapid synchronization for soft-sectored

BRIEF DESCRIPTION OF THE INVENTION

An interfacing means for interfacing between a digital computer and a magnetic disc recorder, such as a floppy disc or other memories, is described. A serial/- 60 parallel register is employed for communicating with the computer on the data bus. A logic means, which may be a read-only memory, receives input signals (addresses) and provides output signals in response thereto. The logic means is controlled by a timing means which 65 received a synchronization signal from the computer. Output signals from the logic means are coupled to the register and to the timing means. Input signals to the

logic means (address signals) are received from the timing means, recorder and register. Thus, some of the output signals from the logic means are used as address signals for selecting the next output from the logic means.

A method is described for synchronizing an n-bit digital register from the recorder. A synchronization field which comprises a plurality of codes, each having n-bits of one binary state and at least one bit of the other binary state, is coupled to the register. The register is automatically reset each time a bit of the one binzry state is moved into the nth stage of the register. With this synchronization field, the register automatically becomes synchronized with the codes and words.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates the controller of the present invention interfacing between a digital computer and a disc driver (recorder).

FIG. 2 is a block diagram of the controller of this present invention.

FIG. 3 is a detailed block diagram of the controller logic and timing means shown in FIG. 2.

FIG. 4 is a graph of the synchronization field used to synchronize a register with recorded date.

FIG. 5 is a graph illustrating the format for each sector of each track, in the presently preferred embodiment.

FIG. 6 is a graph illustrating the byte format employed in the presently preferred embodiment.

DETAILED DESCRIPTION OF THE INVENTION

A controller for providing an interface between a digital computer and a magnetic disc recorder or other memory means is described. While the following description is directed towards a floppy disc recorder, the invented concepts may be employed with other memory means, particularly where data is recorded in serial form such as in a charge-coupled device (CCD), bubble memory, etc. In the following description, numerous specific details are set forth such as specific word lengths, etc., to provide a thorough understanding of the present invention. However, it will be obvious to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known circuits have been shown in block diagram form in order not to obscure the present inven-

In the presently preferred embodiment, the described controller and method of synchronization are employed to provide an interface between a microcomputer and a minifioppy disc recorder. The controller is particularly 55 suited for use in the consumer field such as for nome. hobby or small business use. In particular, the presently preferred embodiment of the controller is employed to provide an interface between an APPLE-2 computer, manufactured by Apple Computer. Inc. of Cuperting. Calif. and a SHUGART drive, Part No. SA-400, SA-390 or equivalent.

Referring first to FIG. 1, the magnetic disc controller of the present invention, shown as controller 12, interfaces between a digital computer 15 and a disc driver 16. The digital computer 15 is coupled to the controller through a data bus 13 and through an address bus 14. The controller 12 is coupled to the driver 16 through a plurality of control and data lines. The selection of the track is controlled through the signals on lines 25, 26, 27 and 28, which are coupled to the four phases of the track-select stepping motor 33 through the track-select motor ampiifiers 32. The motor 33 and amplifier 32 are ordinary components commonly employed in disc driv- 5

A data signal for recording data onto the disc 30 is coupled to the driver 16 through a line 64 which communicates with the head 34 through the read/write amplifiers 31. Data read from the disc 30 is coupled 10 through the amplifiers 31 to the controller 12 via line 22. The head 34 is moved by the stepping motor 33 to the desired track on the disc 20. Enabling signals to control the driver 16 are coupled to the driver from the controller 12 via lines 19 and 20. A write protect switch 26 is couples a signal 17 to the controller 12 when there is an indication within the driver that the information on a particular disc is not to be erased. This is a common signal employed with numerous disc drivers.

Before describing the controller in detail, the byte 20 format employed in the presently preferred embodiment should be described since it will enable a better understanding of the controller. As shown in FIG. 6, the byte format consists of 8-bit nibbles. Each nibble consists of four data bits and four clock bits; two nibbles 25 are required to store a byte of data. The clock bits are always binary ones. Thus, two consecutive binary zeros never occur in a normal data field; however, two consecutive binary zeros are employed for markers, as will be described. A nibble does not include either the more 30 significant bits or the least significant bits: rather, the odd data bits. D1, D3, D5 and D7, are included in one nibble and the even data bits, Do, D2, D4 and D6, are included in the other nibble. By distributing the data bits in this manner, merging of the two nibbles into a stan- 35 dard byte is much easier. Note that if the nibbles are in parallel registers, a shift in one direction by one stage allows merger of the two nibbles into a single byte.

Referring now to FIG. 2, the main portions of the controller 12 of FIG. 1 comprise a serial/parallel shift 40 register 40, a controller logic and timing means 24 and latches 42. The controller logic and timing means 24 is shown in its presently preferred embodiment in FIG. 3. The latches 42, which are ordinary digital latches, store data for selecting modes of operation, tracks on the disc 45 and other control signals, as will be explained in greater detail. Also shown in FiG. 2 are a motor timer means 52 and a bootstrap memory -3.

The controller of FIG. 2, which is coupled to the computer via the data bus 13 and the address bus 14, 50 receives a clocking signal at one input terminal of the NAND gate 31 from the computer. A controller-select signal on line 47 is coupled to the register 40 and latches 42 to indicate that the controller has been selected for operation by the computer. Other well-known control 55 signals and lines such as those associated with power supplies are not shown in FIG. 2.

The controller of FIG. 2 is coupled to the recorder through the lines 25, 25, 27 and 23, which are also the data lines 22 and 54, and the write protect switch signal on line 17 are also shown in FIG. 2.

The serial/parailei shift register 40 is an ordinary digital register for receiving 8-bit words, in parallel. from ous 13 and from shirting this data, serially, onto 05 line 53 during the writing/reading mode. During the reading mode, data is serially shifted into the register 40 and then removed, in paratiel, onto bus 13. The register

→0 is controlled by signals coupled to the register on lines 70, 71, 72 and 73. These lines originate in the logic and timing means 24. During the reading mode, as will be described, the data shifted into the register is controlled by signals on these lines. During the reading mode, the register 40 is automatically cleared when its nth stage (8th stage) contains a binary one. Note that with the byte format of FIG. 6, the first bit of each nibble is always a binary one (clock bit). in the recording mode, data is shifted into the register 40 from right to left. The register 40 is also able to shift data from right to left; this is done, as will be described in greater detail, to sense the signal on line 17.

While in the presently preferred embodiment an 8-bit register 40 is employed, a 16-bit register or two 3-bit registers may be coupled in series to allow the transfer of 15-bit words to an appropriate bus.

The bootstrap memory 43, which is coupled to the address bus 14 and the data bus 13, may be a read-only memory such as a PROM. In the presently preferred emcodiment, this optionally employed bootstrap memory is a 256-byte memory used to set initial conditions for operating the system software. The memory may be employed for the reading of operating systems from the disc, or like functions.

The controller logic and timing means 24 is able to sense if the disc is up to speed and provides a signal on line 53 so indicating. This signal through timer 52 and NAND gate 51 prevents the clocking signals from being coupled to line 50 unless the disc is up to speed. The motor timer 52 controls the disc drive motor of the recorder via a signal on line 20. After data is written or read, the timer 52 prevents the disc motor from stopping for a predetermined period of time (e.g., ten seconds). Note that without this timer a considerable amount of time would be required to wait for the disc to be brought up to speed. The signals on lines 18 and 19, which are stored within the latches 42, are used to enable the recorder, including its disc motor.

In the presently preferred embodiment, the latches 42 consist of eight latches which act as a storage means and decoding means. Four lines of the address bus 14 are coupled to the latches 42. Three of these lines are used to select one of the eight latches and the remaining line is used to furnish data (binary one or zero) to the selected latch. In this manner, 8-bits of data are loaded into the latches 42. Four of these data bits are used to control the four phases of the track-select motor 33 (FIG. 1); these bits are coupled to the recorder on lines 25 through 23. Two of these data bits are coupled to lines 13 and 19 for generation of the enabling signals for the recorder. The remaining two bits are coupled to lines 60 and 61 as will be described in greater detail in conjunction with FIG. 3 to select a mode of operation for the controller.

In typical operation, the computer through the controller of FIG. 2 senses the position of the head (current track) over the disc. Specifically, the track number shown in FIG. 1. The enable signals on lines 19 and 20, to which is read by the head is coupled to the computer through the register 40. The computer is able to compute the ideal velocity profile for moving the head to the desired track from the current track with a relatively simple algorithm. Since all four phases of the stepping motor 33 are controlled through the latches 42, rapid acceleration and deceleration, and higher rates of rotation, are obtainable when compared to stepping the motor from track-to-track.

To achieve an efficient velocity profile for a stepping motor, the prior art often resorted to relatively complex hardware. With the latches 42 and its coupling to the computer through the address bus, an ideal velocity profile may be quickly and efficiently computed with- 5 out such hardware.

in FiG. 3, the register 40 and the data bus 15 are again shown. The controller logic and timing means 24 of FIG. 2 comprises a logic means 48 and a timing means 42. The logic means 48 may be any logic means 10 adaptable for receiving input signals and for providing predetermined output signels in response thereto. Thus, ordinary logic gates or other known logic arrays may only memory, specifically a PROM, is employed. The 15 register 40 as a function of the signal on line 22, which timing means, in the presently preferred embodiment. comprises four (4) latches which are controlled by the clocking signal, line 53.

The logic means (PROM) 48, in the presently preferred embodiment, comprises a 256-byte memory 20 which provides an 8-bit output on lines 70 through 77 for each 8-bit address received on lines 60 through 67. The specific functions controlled by the PROM shall be shown in TABLE I.

Two of the address signals to the PROM 46 are coupled from the latches 42 of FIG. 2 on lines 60 and 61. These signals select the four possible modes of operation; specifically, read (00), sense write protect/write 30 initialize (01), write (10) and write load (11). Another input to the PROM 48, line 62, is the signal sensed by the recorder head which is coupled to the controller on line 22. An ordinary edge detector 77 is used for detecting the edge of this signal and for providing a binary 35 register. signal on line 62. The input signal on line 63 is the serial output from the register 40. The remaining four address signals to the PROM 48, lines 64, 65, 66 and 67 are output signals from the latches 43.

As is apparent from FIG. 3, four of the eight bits of 40 output from the PROM 48 provide address signals for the PROM. The signals on lines 75 through 77 provide input address signals for lines 63 through 67. One of these lines, line 64, also provides the recording signal for recording data onto the disc.

Assume that the controller is in the reading mode as determined by the 00 signal applied to the PROM 48 on lines 69 and 61. The latches 43 operate at twice the a rate eight times faster than the bit cell disc rate; thus 50 ate way of determining where in a nibble reading first the latches continually release address signals to the PROM. Initially, the register 60 is empty (all zeros). In the presently preferred embodiment, if a transition ocbinary one is reargaized and the PROM provides an if course words are employed to provide synchronization. output on lines 70, 71, 72 and 75 which, after decoding by the decoder 400, shifts a binary one in the first stage of the register 40. If twelve such cycles occur without a skipped). This continues until the register is full. Counting effectively occurs by the repeated addressing of the PROM as the signals pass through the latches 43.

is in the nin stage of the register. As mentioned, the first bit of each nibble is always a binary one. When the register is suil, the computer removes the data through

the data bus 13 and the register 40 is cleared. In the interim, the PROM 48 wans for a binary one and the following bit. Then it writes this binary one and the next binary bit into the register 40. The temporary delay of shifting into the register is necessary to provide ample time for the computer to withdraw the contents of the register 40. When a full register occurs, if the first bit sensed by the PROM is a zero, it is effectively skipped, although shifting a zero into the empty register would not affect the operation of the device. In this manner, nibble after nibble is read from the disc. shifted serially into the register 49 and then removed in parallel onto the data bus 13. The PROM 48 provides the logic to insure the shifting of the correct binary bits into the

In the recording (writing) mode, the mode select signal (10) is applied to the PROM 48 on lines 60 and 61. (Previously, each nibble is shifted into the register 40, in parallel, from the computer during the write load mode (11).) Every eight clock cycles, the signals on lines 70 through 73 cause the register 45 to shift its contents to the right by one stage. For each such shift, the next bit in the register is coupled to line 63. The signal on line 63 the PROM 40 for the currently preferred embodiment is 25 determines the output signal from the PROM, and particularly, the signal on line 74 which is coupled to the recorder via line 64 after passing through latches 43. Each of the 8-bits are thus shifted from the register 40 and supplied to the recorder.

In the presently preferred embodiment, the mode select signals change to 11 for the loading of the register 49 from the data bus 13. Note that this is not necessary, and that the computer could directly communicate with the register 40 for purposes of loading data into the

During the sense write protect/write initialize mode, the signal on line 17 is shifted to the left by the register 40 and sensed by the computer. In this manner, the computer can determine if the particular disc on the recorder should not be written onto and provide an appropriate indication to the operator. Other data or signals may be transmitted on line 17 where appropri-

As mentioned, in the presently preferred embodi-45 ment, a soft-sectored disc is employed. When the recorder is first selected, signals from the disc are coupled through lines 22 and 62 to the PROM 48 (reading mode). These are shifted into the register 40. One problem with a soft-sectored disc is that there is no immedialign or synchronize the shifting of the data into the register 48 with the nibbles recorded on the disc.

Referring to FIG. 4. a self-synchronizing field of binary zero. This self-synchronization field, in a more general form, consists of n-binary ones where n corresponds to the number of stages in the register followed be described later, if the first bit is a zero it will be 60 by at least one binary zero. As will be seen with these - - ets with the first on the conevery n+1 bits.

Referring to FIG. 4, assume that the disc includes the data bus and by specifically determining if a binary one 65 above-described synchronization field. Assume further that reading begins where indicated by the start line. This first binary one is shifted into the register 40 of FIG. 3. Eight bits later the first reset occurs and the register automatically clears since a cinary one is in the nia stage. Following this, eight bits later, the second reset occurs. The third reset occurs eight bits later as indicated in FIG. 4, and finally, the fourth reset occurs. (When the fourth reset occurs, a binary zero is in the 5 first stage of the register.) From the next bit forward the register will automatically clear every n+1 bits later, and thus the register will be completely cleared when the address maker (AM1) reaches the register. Likewise, if reading begins before the synchronization field, syn- 10 chronization will be achieved before the end of the derd.

In the presently preferred embodiment, each of the tracks is divided into 11 sectors; one such sector is shown in FIG. 5. Each sector includes gaps, such as gap 15 13, to compensate for variations in the libe rate, since the disc is not always driven precisely at the same rare er rotation.

Following the gap 70, there is a synchronization field 20 which corresponds to the field shown in FIG. 4. 20 reading a predetermined self-synchronization field from While in theory only 3 codes of a binary ones and a binary zero are required to synchronize the register, eleven such codes are used within the synchronization field 30 to assure synchronization.

Following the synchronization field, the address 25 marker identified as AM1 appears on the track. This marker is used to indicate that an address follows. In the presently preferred embodiment, two consecutive address markers are employed as shown by AM1 and AM2. The address markers are distinct and immediately 3 recognized by the computer. As previously mentioned with the normal data field and other information on the disc, every other bit is a clock bit (binary one). Thus, two binary zeros do not occur in succession. However, each marker includes both a missing clock bit and data bit. If reading beings in the middle of a data nibble, only a data bit or a clock bit may be missing, but not both. Thus, the computer cannot mistake data or other information for markers.

After the computer senses the address markers, it then knows that address information follows. Three words consisting of a volume number, a track number and a sector number (shown as words 31, 32 and 33, respectively) are read from the dises to provide an address. Following the sector number, an error check is made on the volume, track and sector numbers. In the presently preferred embodiment, an exclusive ORing of these three numbers is employed and checked with the error check word 34. A third address marker, AM3, is used in the presently preferred embodiment to close the 50 address field.

Next the data field begins, starting with a gap 35. Following the gap 35, synchronization is again required and thus a synchronization field, such as the field 00, is repeated. Two data markers 25 and 37 are used to intro- 55 disc recorder, comprising: duce the stored data 03. In the presently preferred embodiment. 256 8-oit words (256 nibbles) are stored within data \$3. Then an error check is made.

No matter where reading begins within the address field or data field of FIG. 5, synchronization is achieved 60 before the computer accepts data. The computer will not accept any data (including addresses) unless it is preceded by a recognized marker. To recognize a murker, the marker must be properly aligned within the stages of the register 40.

By way of example, if reading begins in the middle of the volume number, the data corresponding to this number, the track number, sector number and error

eneek will be serially moved through the register. The marker AM3 will not be recognized since synchronization has not yet occurred. Following the gap 35 a synchronization field is reached and synchronization occurs. Then the data field markers DM_1 and DM_2 are recognized. However, since they were not preceded by an appropriate address marker, the data which followed is ignored. After a gap (corresponding to gap 73), a synchronization field (corresponding to synchronization field 30) is reached, and synchronization occurs. The markers AM1 and AM2 are recognized allowing the identification of the volume, track and sector. Then the data stored within that volume, track and sector will be read, if required.

Thus, a controller for interfacing between a digital econquier and a recorder, or the like, has been deserices. A minimum of hurdware is required to facricase the controller. Synchronization with a cost-sectored disc is achieved without additional hardware by

	the dis	c.							
TABLE I									
			0D	18	38	0A	OA	0A	0A
	C700-	DA	39	18	39	18	3B	18	3B
5	C708-	18	38	08	38	0A	0A	0A	0A
•	C710-	18	39	18	39	18	3B	18	3B
	C718-	18	OD CO	28	48	0A	0A	0A	0A
	C720-	OD	-	28	48	28	48	23 -	÷3
	C728-	28	48	28	48	0A	0A	6A	0A
	C739-	23	48	28	48	28	48	28	48
20	C738-	28	43	58	C8	0A	0A	0A	0.A
30	C 40.	0D	0D	58	78	58	78	58	73
	C743-	58	- 78	58	78	0A	0A	0A	0A
•	C750-	58	73	33 58	78	58	78	58	73
	C758-	58	73	C8	C8	0A	0A	0A	A0
	C750-	9D	CD	68	88	68	08	63	S 8
_	C768-	68	08	68	88	ÖA	OA	OA	OA
3:	· • · · · ·	68	\$8	68	88	68	08	68	88
	C778-	68	98	C3	C		0A	0A	0A
	C730-	0D	CD	98	B9		BB	98	BB
	C738-	98	- B9	98	B8			OA	QA.
	C730-	98	BD	93	B9	•	BB	98	BB
	C798-		39	C3	Č		NO.	OA	OA
4	0 C7AC		D9	A8	Č	-		A۵	C₹
	C7A8		C3	AS		0 0/			
	C7BC		39 ⊂3	A8	Ċ			Αŝ	C3
	C7B3		FD C3	DS	F		A OA		
,	C7C0		F8	D3		3 D	8 F8	D8	
-	C7C8		FD	D8		3 O	A OA		
s .	45 C7D		F8	D8		B D			
•	C7D		อื่อ	E3			A O		
	C7E	0- ID	38	ĒŠ)3 E			
f	C7E	8- E8	5D	ES			A 0		
e	C7F		13	E3			3 88	E8	O3
s	C7F	8- ES	13						
	•								

1. An interfacing means for interfacing between a digital computer and storage device such as a magnetic

the second of th serial input/output one to. ocuping to the time device, said register means also having a control means having a piurality of register control lines for controlling transfer of data to and from tale register means:

latch means having a plurality of latch input lines and a plurality of latch output lines, said latch means for controlling the flow of digital signals cetween latch input lines and latch output lines in response ស្សារីការជន ស៊ីការ ស

clock means and generally also arrang again.

read-only memory means having an address means with a piurality of address input lines, and a piurality of data output lines, said read-only memory means for receiving input signals on said address input lines and for providing predetermined output 5 signals on said data output lines in response thereto; a portion of said read-only memory means data output lines being coupled to said register control means viz said register control lines for controlling data flow to and from said register, another portion of said read-only memory means data output lines being coupled to said latch means input lines, said latch means output lines being coupled to said addressing means via a portion of said read-only 15 memory means address lines for providing a portion of an address thereto such that some of said output signals from said read-only memory means are employed as next address signals to said readonly memory means in response to said timing 20

said interfacing means further including means for coupling the addressing means via another portion of said read-only memory means address lines to said computer whereby said computer may com- 25 municate with said storage device through said interfacing means.

2. The interfacing means defined by claim 1 including storage means for receiving digital signals from said computer and for providing control signals to said stor- 30 age device for controlling track selection, said storage means being coupled to said computer and said storage device.

3. The interfacing means defined by claim 2 wherein said means for coupling the addressing means via a 35 portion of said read-only memory address lines to said computer comprises said storage means.

4. The interfacing means defined by claim 3 wherein said input signal to said read-only memory means from said storage means is used to select a reading mode or a 40 recording mode.

5. The interfacing means defined by claim 4 wherein said storage means comprises digital latches.

6. The interfacing means defined by claim 5 wherein said computer has an address bus and a data bus and wherein said ditigal latches are coupled to said address bus of said computer.

7. The interfacing means defined by claim 1 wherein at least one of said output signals from said read-only 50 memory means is coupled to said storage device to provide a signal for a writing mode.

E. The interfacing means defined by claim 7 wherein said register means serially provides a digital signal on said serial input/output line as one of said address inputs to said read-only memory means during said writing mode.

9. The interfacing means defined by claim 8 wherein said output signals from said read-only memory means controls the serial loading of a digital work into said 60 register means during a reading mode.

10. The interfacing means defined by claim I wherein said register means receives digital words in parallel form from said computer and serially couples said torm from said computer and serially couples and serially couples words to said read-only memory means during a writing 65 recording or reading of data. mode.

11. The interfacing means of claim 1 wherein said several input/output line of said register means is coupled to said recorder through said latch means and said read-only memory means.

12. An interfacing means for interfacing between a digital computer and storage device such as a magnetic

disc recorder, comprising:

register means having a plurality of parallel input-/output lines for coupling to said computer and a serial input/output line for coupling to said storage device, said register means also having a control means having a plurality of register control lines for controlling transfer of data to and from said register meant;

latch means having a plurality of latch input lines and a plurality of latch output lines, said latch means for controlling the flow of digital signals between latch input lines and latch output lines in response

to a timing signal;

clock means for generating said timing signal;

read-only memory means having an address means with a plurality of address input lines, and a plurality of data output lines, said read-only memory means for receiving input signals on said address input lines and for providing predetermined output signals on said data output lines in response thereto; a portion of said read-only memory means data output lines being coupled to said register control means via said register control lines for controlling data flow to and from said register, another portion of said read-only memory means data output lines being coupled to said latch means input lines, said latch means output lines being coupled to said addressing means via a portion of said read-only memory means address lines for providing a portion of an address thereto such that some of said output signals from said read-only memory means are employed as next address signals to said readonly memory means in response to said timing

said interfacing means further including means for coupling the addressing means via another portion of said read-only memory means address lines to said computer, said read-only memory means being coupled to receive a data signal from said storage device as an address input on one of said address input lines during reading of data, said read-only memory means being coupled to said serial inputoutput line of said register means to receive a data signal from said register means as an address input on another of said address input lines, and one of said read-only memory data output lines being courled to said storage device to provide a dail signal thereto during recording of data, whereby said computer may communicate with said storage device through said interfacing means.

13. The interfacing means defined by claim 12 wherein said control signal for said latching means comprises a synchronization signal from said computer.

14. The interfacing means defined by claim 12 including storage means coupled to said computer, said readonly memory means and said storage device for receiving signals from said computer for controlling track selection by said storage device and for selecting said