


Apple /// Computer Information

Apple /// Service Reference Manual



Section I of II • Theory of Operation

Chapter 10 • Apple][Emulation

Written by Apple Computer • 1982

Chapter 10 of 28 • Apple Computer Inc • 1982

Page 0001 of 0021

dapple computer **...

APPLE II EMULATION RESTRICTIONS

- O NO LANGUAGE CARD
- O NO ROM CARD
- O PADDLES ARE DIFFERENT
- O ENTER WITH SOFTWARE BUT ONLY RESET WILL EXIT

THE COLOR VIDEO CONNECTOR

Pin	Name	Description
1	SG	Shield Ground.
2	XRG B4	One of four GRB outputs. This (and pins 5, 9, and 10) is a TTL output with instantaneous color information. A linear weighted sum of these four signals will form a true 16-color RGB video signal
3	SYNCH	Composite synchronization signal with negative- going tips.
4	PDI	Not used.
5	XRGB1	See pin 2.
6	GND	Power and signal ground.
7	-5 V	-5 volt power supply. A device may draw up to 200 ma through this pin.
8	+12 V	+12 volt power supply. A device may draw up to 500 ma through this pin.
9	XRGB2	See pin 2.
10	XRGB8	See pin 2.
11	BWV ID	Black and white composite video. This is an NTSC composite video signal with negative-going synch tips, I volt peak-to peak into a 75 ohm load. Color information is encoded as a linear grey scale.
12	NTSC	Color composite video. This is an NTSC-compatible video signal with negative-going sych tips, I volt peak-to-peak into a 75 ohm load.
13	GND	Power and signal ground.
14	-12V	-12 volt power supply. A device may draw up to 200 ma through this pin.
15	+5₹	+5 volt supply. A device may draw up to 1 amp through this pin.

This connector supplies 7 different video signals and 4 power supply voltages. Through this connector you can hook up the Apple to any NTSC color or black and white video monitor. With an additional circuit you can hook up the Apple to a studio-quality RGB color monitor.

All power supply current ratings assume that no peripheral cards are installed in the system. If there are cards in the system, be sure to account for the current drawn by those cards.

mapple computer inc.

THE HIGH-RESOLUTION GRAPHICS (HI-RES) MODE

The Apple][emulation mode high resolution graphics are identical to the Apple][except some combinations of colors on the right edge of the screen will cause the left edge pixels to blink. This is normal though distracting.

THE SPEAKER

The speaker function is identical to the Apple][with the following additional features.

A reference to location 49216 (or the equivalent addresses -16336 or hexadecimal \$CO40) will cause a 0.1 second 1 KHz tone to be produced which is similar to the sound the AUTOSTART monitor makes when the BELL character is sent to the screen. The advantage to this is 0.1 seconds of cpu time is returned to the user since only 1 microsecond is required to start the BELL sound.

The AUDIO connector at the back of the Apple /// provides the same signal as the speaker. When you insert a miniature phone-tip plug into this jack, the Apple's internal speaker is silenced; if there is an amplifier or other device properly connected to the plug, then that device will receive all audio signals generated by the Apple. The signal is a 0.5 volt peak-to-peak audio signal on its tip and signal ground on its ring.

THE CASSETTE INTERFACE

The cassette interface is completely eliminated on the Apple ///. References to the cassette output port at 49184 (or the equivalent -16352 of hexadecimal \$CO20) will cause pin 39 of the I/O slots to go low for a microsecond. This is for use by Apple /// native mode peripherals to deselect to \$C800 ROM address space.

Reading the cassette input port at 49248 or the equivalents -16288 or hexadecimal \$CO60 will read joystick switch 0 into bit 7.

gappia comunitar inc.

Table 10: Input / Output Special Locations

Function .		Addres		
	Dec	imal	He≭	Read/Writ e
Speaker	49200	-16336	\$C030	r/W
Beep	49216	÷16320	\$C040	r/w
Deselect \$C800			•	
for Apple ///				
peripera ls				
(pin 39 in slot s)	49184	-16352	\$C02 0	R/W
Joystick switch 0	49248	-1628 8	\$C06 0	R(bit 7)
Joystick switch l	4924 9	-16287	\$C061	R(bit 7)
Joystick switch 2	49250	-1628 6	\$C062	R(bit 7)
Joystick switch 3	49251	-16285	\$C063	R(bit 7)
A/D Select O	49240	-16296	\$C058	R/W
A/D select O	49241	-16295	\$C059	R/W
A/D Select 1	49246	-16290	\$C05E	R/W
A/D Select 1	49247	-16289	\$C05F	R/W
A/D Select 2	49242	-16294	\$C05A	R/W
A/D Select 2	49243	-16293	\$C05B	R/W
A/D Ramp charge	49244	-16292	\$C05 C	R/W
A/D Start timeout	49245	-16291	\$C05D	R/W
A/D Timeout Clock millisecond	49254	-16282	\$C06 6	R(bit 7)
counter (\$NO)	49264	-16272	\$C07 0	' R(bits 7-4)

Table 9: A/D Selection

A/D 2	A/D 1	A/D O	Input
0	0	0	Ground
0	0	1	Joystick, Port B, X axis
0	1	0	Joystick, Port B, Y axis
0	1	1	Joystick, Port A, X axis
1	0	0	Joystick, Port A, Y axis
1	0	1	Clock Battery
1	1	0	No connection
1	1	1	Reference Voltage

capple computer inc.

ANALOG INPUTS

The system has two joystick ports with provisions for two A/D inputs each. Joystick Port A reads A/D inputs 0 and 2 while Port B reads inputs 1 and 3 as defined in BASIC and the monitor subroutine PREAD.

To read the A/D inputs, the software must select the desired input and charge the ramp capacitor for at least 500 microseconds. Then the ramp is started and the time measured until the A/D timeout goes low. The discharge time is proportional to the input voltage.

STROBE OUTPUT

The strobe output (\$C040) has been replaced by a 0.1 second 1 KHz tone from the speaker.

AUTOSTART ROM / MONITOR ROM

The Apple][emulation only comes with a modified version of the Autostart ROM. This is in write protected RAM which is loaded when the Apple][emulation disk is booted.



THE SYSTEM MONITOR

SAVING A RANGE OF MEMORY ON THE TAPE

Since there is no cassette port on the Apple /// the W (for WRITE) command has no effect. The code in the Emulation mode Autostart

Monitor contains an RTS instruction followed by NOP instructions,
followed by BRK instructions. This fills the space occupied by the WRITE subroutine (locations \$FECD-\$FEF4).

READING A RANGE FROM TAPE

Again, since there is no cassette port the R (READ) command has no effect. The READ subroutine contains an RTS followed by NOP instructions, followed by BRK instructions (locations \$FEFD-\$FF2C).

SOME USEFUL MONITOR SUBROUTINES

\$FB1E PREAD READ A JOYSTICK AXIS

PREAD will return a number which represents the position of a joystick axis. You should pass the number of the joystick axis (0 to 3) in the X register. If this number is greater than 3, port A, Y axis is read. PREAD returns a number from \$00 to \$FF in the Y register. The accumulator is scrambled.

Joystic k			ck	Referenc e
Port	A,	X	axis	0
Port	В,	X	axis	1
Port	A,	Y	axis	2
Port	В,	Y	axis	3



Page Three Monitor Locations

Addres s:		Ūse:
Decimal	Hex	•
1008	\$3 FO	Holds the address of the subroutine which handles
1009	\$3F1	machine language "BRK" requests (normally \$FA59).
1010	\$3 F2	Soft Entry Vector. These two locations contain the
1011	\$3F 3	address of the reentry point for whatever language is in use. Normally contains \$E003.
1012	\$3 F 4	Power-up byte. Normally contains \$45.
1013	\$3 F5	Holds a "JuMP" instruction to the subroutine which
1014	\$3 F6	handles Applesoft] ["&" commands. Normally \$4C \$58
1015	\$3 F7	\$FF.
1016	\$3F 8	Holds a "JuMP" instruction to the subroutine which
1017	\$3 F9	handles "USER" (CONTROL Y) commands.
1018	\$3FA	

Sapple computer me.

Built-In I/O Locatons

							•	
	\$0	\$1	\$2	\$3	\$4	\$5	\$6 	\$7
\$C00 0	Keyboa	rd Port	A Input					
\$C00 8	Keyboa	rd Port	B Input	•				
\$C010	Clear 1	Keyboard	Strobe					
\$C020	Desele	ct all e	xpansion	1/0 spa	ace (pin	39) for	Apple ///	cards
\$C030	Speake	r Toggle	(lus)	pulse				
\$C040	Speake	r Beep (1 KHz fo	or 0.1 se	econd)			
								. — — — — — — — — — — — — — — — — — — —
\$C050	i gr	tx 	nom	lx mix	pri	sec	lore	s hires
\$C058	I A/D	_ 	0 A/D	 2 A/D	1 2 A/D	I CHGI A/D	STJ A/D	1 A/D 1
\$C06 0	I I SWO	 SW 1	 SW 2	 SW :	l 3 IRQ	<u> </u> <u> </u>	 1 A/D	I TM MUX1
\$C070	Clock	millised	ond out	put (\$NO)) .			
\$C090-\$	C09F	Slot 1	Device	Select	(pin 41)	goes low	during (C1M
\$COAO-\$	COAF	Slot 2	Device	Select	(pin 41)	goes low	during (CIM
\$COBO-\$	COBF	Slot 3	Device	Select	(pin 41)	goes low	during (im .
\$C0C0-	COCF	Slot 4	Device	Select	(pin 41)	goes low	during (CIM
\$ COE0	Disk S	tepper N	otor Ph	ase A				
\$COE1	Disk S	tepper 1	fotor Ph	ase A				
\$C0E2	Disk S	tepper l	iotor Ph	ase B				
\$C0E3	Disk S	tepper 1	fotor Ph	as e B				
\$COE4	Disk S	tepper 1	fotor Ph	ase C				
\$C0E5	Disk S	tepper 1	fotor Ph	as e C				
\$C0 E6	Disk S	tepper 1	lotor Ph	ase D				
\$C0E7	Disk S	tepper 1	lotor Ph	as e D				
				10	0.8			

cappis computer inc.

```
$C0E8
       Disk motor off
$COE9 Disk motor on
$COEA Select Drive 1 (Built-in)
$COEB Select Drive 2 (First external)
$COEC
       Q6L
$COED
       Q6H
$COEE
       Q7L
$COEF
       Q7H
$COFO ACIA Receive/Transmit Data register
$COF1 ACIA Status register
$COF2 ACIA Command register
$COF3 ACIA Control register
$C100-$C1FF
              Slot 1 I/O Select (Pin 1) goes low during ClM low
$C200-$C2FF Slot 2 I/O Select (Pin 1) goes low during ClM low
$C300-$C3FF Slot 3 I/O Select (Pin 1) goes low during ClM low
$C400-$C4FF Slot 4 I/O Select (Pin 1) goes low during C1M low
```

Sabble combrigating

PERIPHERAL BOARD I/O

The Apple /// implements only slots 1 through 4. Slot 6 is always a disk interface card and slots 5 and 7 emulate either a SERIAL or COMMUNICATIONS card. Slot 0 scratchpad RAM exists but no provision is made to put a LANGUAGE card or FIRMWARE card into the system. Thus the RAM is limited to 48K with a 12K ROM chosen at Boot time.

PERIPHERAL CARD I/O SPACE

Slot 6 device I/O space \$COEO-\$COEF contains the hardware for the disk interface. Slot 7 device I/O space \$COFO-\$COF3 contains the addresses for the onboard ACIA.

PERIPHERAL CARD ROM SPACE

Slot 5 and slot 7 contain code which is functionally equivalent to the COMMUNICATIONS or SERIAL card for the Apple][. They differ in that they use the built-in ACIA. For a more complete explanation see "SERIAL AND COMMUNICATONS CARD EMULATION".

Slot 6 contains a copy of the Apple][16 sector Boot PROM.

mapple computer inc.

ROM MEMORY

The Applesoft, Integer Basic, and Autostart Monitor "ROMS" are actually write protected RAMs in the Apple ///. When the Emulation mode disk is booted it loads RAM memory with an image of each set of ROMs. Whichever language is selected when the Apple][disk is booted is loaded into the address space (\$DOOO-\$FFFF) and write protected.

RAM MEMORY

In Emulation mode there is always 48K of RAM. It is addressed \$0000 to \$BFFF. There is no provision for a slot 0 Language or Firmware card.

"USER 1" JUMPER

There is no "User 1" jumper in the Apple ///.

THE GAME I/O CONNECTOR

There is no 16 pin Game I/O connector in the Apple ///. However there are two 9 pin $^{11}D^{11}$ - joystick connectors.

THE JOYSTICK PORTS

The Apple /// has to joystick ports (A and B). The A port will NOT operate a silentype printer in Emulation mode. The physical pinout is:

9 8 7 6

apple computer inc.

PORT A PINOUT

Pin	Name	Description
1	SGND	Shield ground.
2	+5♥	+5 volt power supply.
3	GND	Power and Signal Ground.
4	XO	Horizontal analog input, PDL (0) in BASIC.
5	SWI	Joystick switch 1, orange button.
6	+12♥	+12 volt power supply.
7	GND	Power and signal Ground.
8	YO	Vertical analog input, PDL (2) in BASIC.
9	SW3	Joystick switch 3.

PORT B PINOUT

Pin	Nmae	Description
1	SGND	Shield Ground.
2	+5 V	+5 volt power supply.
3	GND	Power and Signal ground.
4	X1	Horizontal analog input, PDL (1) in BASIC.
5	SW2	Joystick switch 2, orange button.
6	+12♥	+12 volt power supply.
7	GND	Power and signal ground.
8	¥1	Vertical analog input, PDL (3) in BASIC.
9	sw0	Joystick switch zero.

papple computer inc.

THE KEYBOARD

The keyboard is different in design but the locations of the Keyboard Data Input and the Clear Keyboard Strobe are the same. For more information see "THE KEYBOARD" in chapter 1.

CASSETTE INTERFACE JACKS

There are no cassette interface jacks in the Apple ///.

POWER CONNECTOR

The power connector is different but is not user accessible.

SPEAKER

The speaker is identical to the Apple][.

PERIPHERAL CONNECTORS

The Apple][emulation redefines a few of the pins on the connector and adds several new ones.

The most significant difference is that interrupts will not be sent to the 6502 from the slots. In fact the IRQ (pin 30) is an input to the cpu so the card can't even determine if an interrupt is occuring. Thus Emulation mode runs without interrupts, period.

The RES (pin 31) is an output to the card and goes low when the RESET key is pressed on the keyboard. However the microprocessor is actually performing an NMI not a RESET.

Apple /// Computer Information	 Apple /// Level 2 Service Reference Manual
Apple /// Compater imerimation	Tippio /// Level L celvice italian indiradi

Peri	pheral	Connector	Pinout

			· · · · · · · · · · · · · · · · · · ·
GND	26	25	+5V
DMAO K	27	24	NOT USED
DMAI	28	23	NOT USED
IONMI	29	22	TSADE (Open collector)
IRQ	30	21	RDY (Open collector)
IORES	31	20	I/O STROBE
INH	32	19	РНО
-12 V	33	18	R/₩
-5 v	34	17	A15
SYNC	35 .	16	A14
C7M	36	15	A13
Q3	37	14	A12
CIM	38	13	A11
IOCLR	39	12	A10
C1M	40	11	A9
DEV SEL	41	10	A8
D 7	42	9	AJ
D6	43	8	A6
D5	44	7	A5
D4	45	6	A4
D3	46	5	A3
D2	47	4	A2
D1	48	3	Al
D O	49	2	AO
+12₹	50	1	I/O SELECT

Peripheral Connector Signal Description

Pin:	Name:	Description:
1	I/O SELECT	This line, normally high, will become low when the microprocessor references page \$Cn, where n is the individual slot number. This signal become active during PHO (nominally 500ns) and will drive 12 LSTTL loads.
2-17	AO-A15	The buffered address bus. The address on these lines becomes valid within 300ns after the beginning of
		CIM and remains vaild through PHO. These lines will each drive 8 LSTTL loads.
18	R∕₩	Buffered Read/Write signal. This becomes valid at the same time the address bus does, and goes high during a read cycle and low during a write. This line can drive up to 10 LSTTL loads.
19	РНО	A l MHz signal which is identical to ClM. This line will drive 5 LSTTL inputs.
20	I/O STROBE	This line will go low during CIM when the address bus contains an address between \$C000 and \$CFFF. This line will drive 12 LSTTL loads.
21	· RDY	The 6502's RDY input. This line should change only during ClM, and when low will halt the microprocessor on the next read cycle. This line has a lK ohm pullup to +5V. This line should be driven from an open collector output.
22	TSADB	A low on this line from the peripheral will cause the address bus to tri-state for Direct Memory Access (DMA) applications. This has a 1 K ohm resistor pullup to +5V. This should be driven from an open collector output.
23		Not used in an Apple ///.
24		Not used in an Apple ///.
25	+5 V	Positive 5-volt supply, 2.0 amps total for all peripheral boards together (but note a limit of 1.5 Watts per board).
26	GN D	System circuit ground. O volt line from power supply. Do not use for shield ground.
27	DMAOK	Acknowledge signal to the peripheral following 10.15

	Apple /// Computer I	nformation • Apple /// Level 2 Service Reference Manual	
		its request for the special Direct Memory Access (DMA) mode. Informs the peripheral that the DMA can now proceed.	
28	DMAI	Direct Memory Access (DMA) interrupt. Requests the A Apple /// DMA mode. Has a 1 K ohm pullup to +5. This should be driven from an open collector output.	
29	IMMI	Input/Output Non-Maskable Interrupt. This is equivalent to the IORES (pin 31) line as it will execute the same code in the Autostart ROM. This line should be driven by an open collector output.	
30	IRQ	This line is ignored in Apple][emulation mode. It should be driven by a TTL output.	
31	IORES	Input/Output Reset signal used to reset the peripheral devices. Pulled low by a power on or RESET key. This line will drive 12 LSTTL loads.	
32	INH	Inhibit line. When a device pulls this line low, all system memory is disabled. This line has a 1 K ohm pullup resistor to +5V and should be driven form an open collector output.	
33	-12 V	Negative 12 volt supply, 200mA total for all peripheral boards together.	
34	-5 v	Negative 5 volt supply, 200mA total for all periperal boards together.	
35	SYNC	The 6502 opcode synchronization signal. Can be used for external bus control signals. Will drive 10 LSTTL loads.	
36	С7М	Seven MHz high frequency clock. Will drive 10 LSTTL loads.	
37	Q 3	A 2MHz (nonsymetrical) general purpose timing signal. Will drive 10 LSTTL inputs.	
· 38	CIM	Complement of CIM clock. This will drive 12 LSTTL loads.	
39	TOCLE	Provides the \$C800 space disable function directly without address decoding (\$CFFF is used for Apple][peripherals. It is addressed from \$C02x. This line will drive 12 LSTTL loads.	
40	CIM	Phase ClM clock. This is the same as the microprocessor's 1 MHz clock. This will drive 12 LSTTL loads.	
41	DEVICE SELECT	This line becomes acive (low) on each peripheral	

Apple /// Com	nputer Information • Apple /// Level 2 Service Reference Manual
42-49 D7-D0	connector when the address bus is holding address between \$COnO and \$COnF where n is the slot number plus \$8. This line will drive 12 LSTTL loads. The 8-bit system data bus. During a write cycle, data is set up by the 6502 less than 300ns after the beginning of CIM. During a read cycle the 6502 expects data to be ready no less than 100ns before the end of CIM. These lines will drive 8 LSTTL inputs.
50 +12♥	Positive 12 volt supply, 300mA total for all peripheral

boards together.

apple computer inc.

ROM LISTINGS

APPLE][EMULATION MODE AUTOSTART ROM LISTING

The following is a listing of addresses which changed content in the Autostart ROM to eliminate cassette I/O, read joysticks, and redirect the NMI vector to the RESET code.

THE ACIA IS CAPABLE OF GENERATING INTERRUPTS IN EMULATION MODE.

IF IT DOES THE INTERRUPT RECEIVER SETS THE PROCESSOR INTERRUPT

INHIBIT BIT TO PREVENT THE SERVICING OF THIS INTERRUPT

FA49: 4C 10 FF	JMP IHBIRQS	; JMP TO CODE TO INHIBIT INTERRUPTS
FF10: 68 FF11: 09 04 FF13: 48 FF14: A5 45 FF16: 40	PLA ORA #\$04 PHA LDA \$45 RTI:	GET PROCESSOR STATUS BYTE SET INTERRUPT INHIBIT BIT PUT STATUS BYTE BACK ON STACK RESTORE ACCUMULATOR RETURN WITH INTERRUPTS INHIBITTED

THE RESET KEY IN EMULATION MODE GENERATES AN NMI (NONMASKABLE INTERRUPT). THEREFORE THE NMI VECTOR IS SET TO POINT AT THE RESET CODE WHICH ALSO MAKES SURE THE DISK MOTOR STOPS

FFFA:	62 FA		DFB	RESET	; POINT NMI VECTOR TO RESET CODE
FA66: FA69: FA6C: FA6F: FA72: FA75: FA78: FA79:	AD EE (AD ES (CAD ES (CO CO Fe FB FE	JSR	\$COEE \$COEC \$COE8 SETNORM INIT SETVID SETKBD	; BINARY ARITHMATIC PLEASE ; SET DISK READ ; TURN OFF DISK

THE CASSETTE READ ROUTINE SIMPLY RETURNS TO USER CALLS

mappie computer inc.

```
FEFD: 60
              READ
                      RTS ; NO CASSETTE PORT - RETURN TO USER
FEFE-FFOA: EA
                 NOP
                             ; FILL CODE WITH NOPS
FF0B: 22
FFOC-FFOF: 00
                      BRK
                              ; STOP USER FROM JUMPING INTO MIDDLE OF CODE
FF17-FF2C: 00
                       BRK
       THE CASSETTE WRITE ROUTINE SIMPLY RETURNS TO USER CALLS
FECD: 60
                      RTS
                             ; NO CASSETTE PORT - RETURN TO USER
                             ;FILL CODE WITH NOPS
FECE-FEF2: EA
                     NOP
FEF3-FEF5: 00
                      BRK
                             STOP USER JUMPING INTO CODE
       READ JOYSTICK AXIS. THIS IS THE SAME ENTRY ADDRESS OF PREAD
       WHICH READS THE GAME PADDLES IN THE APPLE ][
     X REGISTER CONTAINS JOYSTICK AXIS AND Y RETURNS $00-$FF OF JOYSTICK
               X REGISTER
                              JOYSTICK AXIS
                              PORT A, X AXIS
                              PORT B, X AXIS
                   2
                              PORT A, Y AXIS
                  3
                              PORT B, Y AXIS
FBIE: 8A PREAD
                      TXA
                                      ; SAVE X REGISTER
FB1F: 48 -
                      PHA
FB20: 49 01
                      EOR #$01
                                    ; REMAP JOYSTICK ADDRESS
FB22: AA
                      TAX
FB23: AD 59 CO
                      LDA $C059
                                     ; SET ANALOG MUX TO PORT B, X AXIS
FB26: AD 5E CO
                     LDA $COSE
FB29: AD 5A CO
                     LDA $CO5A
FB2C: 4C C9 FC
                      JMP JOY2
FCC9: E8
               JOY2 INX
FCCA: CA
                      DEX
                                      ; SET FLAGS
                      BEQ JOY3
FCCB: FO 12
                                      ; PORT B, X AXIS?
FCCD: AD 5F CO
                     LDA $COSF
                                      ; NO
FCDO: CA
                      DEX
                     BEQ JOY3
LDA $C058
FCD1: FO OC
                                      ; PORT A, X AXIS?
FCD3: AD 58 CO
                                      ; NO
FCD6: CA
                      DEX
FCD7: PO 06
                     BEQ JOY3
                                     ; PORT B, Y AXIS?
FCD9: AD 5E CO
                     LDA $COSE
                                      ; NO
```

mappie computer inc.

```
; MUST BE PORT A, Y AXIS
 FCDC: AD 5B CO
                         LDA $CO5B
                                        ; CHARGE CAPACITOR
 FCDF: AD 5C CO JOY3
                         LDA $CO5C
                                        ;WAIT 800US
                         LDA #$OF
  FCE2: A9 OF
 FCE4: 20 A8 FC
                         JSR WAIT
                         LDY #$80
  FCE7: AO 80
                                        START TIMEOUT
  FCE9: AD 5D CO
                         LDA $CO5D
                                        ;WAIT 370US
  FCEC: A2 48
                         LDX #$48
  FCEE: CA
                 JOY4
                         DEX
  FCEF: 10 FD
                          BPL JOY4
                  JOY5
  FCF1: E8
                          INX
  FCF2: B9 E6 BF
                          LDA $BFE6,Y
                                        ; FALSE READ
  FCF5: 2A
                          ROL
                                        ;BIT 7 IS VOLTAGE CROSSOVER
FCF6: AD 66 CO
                          LDA $C066
                                         ; HAS VOLTAGE CROSSED OVER?
  FCF9: 30 F6
                          BMI JOY5
                                         ;YES
  FCFB: 8A
                          TXA
                          BPL JOY6
                                         ; WAS COUNT POSITIVE?
  FCFC: 10 04
                          LDA #$FF
  FCFE: A9 FF
                                         ; NO
  FD00: D0 01
                          BNE JOY7
                                         ;USE SFF
                                         ; DOUBLE COUNT
                  JOY6
  FD02: 2A
                          ROL
                                         ; RETURN COUNT IN Y
  FD03: A8
                          TAY
  FD04: 68
                          PLA
                                         ; RESTORE X
  FDO5: AA
                          TAX
  FD06: 60
                          RTS
  FD07-FD0B: 00
                         BRK
                                        ;FILL SPACE
```